

WHAT IS CLAIMED IS:

1 1. An ECC based method within an integrated circuit memory for self-repair of a failed memory  
2 element therein, comprising:

3 automatically recording locations of memory failures within said integrated circuit by  
4 processing, within said integrated circuit, data and check bits retrieved from addressed memory  
5 locations;

6 using first logic circuits within said integrated circuit to automatically identify failure  
7 patterns based on said locations; and

8 using at least second logic circuits within said integrated circuit to automatically replace a  
9 failed memory element with a redundancy element based on at least one said identified failure  
10 pattern,

11 whereby said failed memory element within said integrated circuit is identified and repaired  
12 automatically by circuitry within said integrated circuit.

1 2. The method of Claim 1 wherein said integrated circuit memory is of the type selected from  
2 dynamic random access memory (DRAM), static random access memory (SRAM), and  
3 electrically erasable programmable read only memory (EEPROM) including flash memory.

1 3. The method of Claim 1 wherein said failed memory element is replaced with a redundancy  
2 element selected from the group consisting of at least row redundancy element and column

3 redundancy element.

1 4. The method of Claim 1 wherein said failed memory element is replaced with a redundancy  
2 element by electrically alterable circuit connections.

1 5. The method of Claim 4 wherein said electrically alterable circuit connections include at least  
2 one selected from the group consisting of electronic fuse and electronic anti-fuse.

1 6. The method of Claim 1 wherein said memory failures are automatically recorded, said failure  
2 patterns automatically identified, and said failed memory element is automatically replaced while  
3 said integrated circuit is in a normal operational mode.

1 7. The method of Claim 6 wherein said memory asserts a busy signal during the time that said  
2 memory is unavailable for access during which at least one operation is being performed from the  
3 group consisting of: identifying said failure patterns and replacing said failed memory element.

1 8. The method of Claim 1 wherein said locations are automatically recorded while said integrated  
2 circuit is in a normal operational mode and wherein said failed memory element is automatically  
3 replaced only during a non-normal operational mode of said integrated circuit.

1 9. The method of Claim 8 wherein said non-normal operational mode is of a type selected from

2 power-up mode or power-down mode.

1 10. The method of Claim 2 wherein said integrated circuit memory is incorporated within an  
2 integrated circuit having a microprocessor.

1 11. The method of Claim 10 wherein said integrated circuit memory is of the DRAM type and  
2 wherein said locations are automatically recorded while said integrated circuit is in a normal  
3 operational mode.

1 12. The method of Claim 11 wherein said failed memory element is automatically replaced when  
2 said integrated circuit remains installed within a product for normal use.

1 13. An integrated circuit including a self-repairing memory, comprising:  
2 error correction code (ECC) logic circuits coupled to a memory to detect errors within  
3 strings of data and check bits retrieved from addressed storage locations within said memory;  
4 a register responsive to output of said ECC logic circuits and to address information to  
5 record locations of memory failures corresponding to said errors.  
6 means for automatically identifying failure patterns based on said locations; and  
7 means for automatically replacing a failed memory element with a redundancy element  
8 based on at least one said identified failure pattern,  
9 whereby said integrated circuit is adapted to identify and repair a failed memory element

10 within said integrated circuit.

1 14. The integrated circuit of Claim 13 wherein said memory is of the type selected from dynamic  
2 random access memory (DRAM), static random access memory (SRAM), and electrically  
3 erasable programmable read only memory (EEPROM) including flash memory.

1 15. The integrated circuit of Claim 13 wherein said means for automatically replacing a failed  
2 memory element includes electrically alterable circuit connections.

1 16. The integrated circuit of Claim 15 wherein said electrically alterable circuit connections  
2 include at least one selected from electronic fuse and electronic anti-fuse.

1 17. The integrated circuit of Claim 13 wherein said register, said means for identifying and said  
2 means for replacing all operate while said integrated circuit is in a normal operational mode.

1 18. The integrated circuit of Claim 17 wherein said memory includes an interface adapted to  
2 assert a busy signal when said memory is unavailable for access during which time at least one of  
3 said means for identifying and said means for replacing is operating.

1 19. The integrated circuit of Claim 13 wherein said register records said locations while said  
2 integrated circuit is in a normal operational mode and wherein said means for automatically

3 replacing said failed memory element operates only during a non-normal operational mode of said  
4 integrated circuit.

1 20. The integrated circuit of Claim 19 wherein said non-normal operational mode is of a type  
2 selected from power-up mode or power-down mode.

1 21. The integrated circuit of Claim 14 wherein said integrated circuit includes a microprocessor.

1 22. The integrated circuit of Claim 21 wherein said memory is of the DRAM type and wherein  
2 said register records said locations while said integrated circuit is in a normal operational mode.

1 23. The integrated circuit of Claim 22 wherein said means for automatically replacing said failed  
2 memory element operates when said integrated circuit remains installed within a product for  
3 normal use.

1 24. The integrated circuit of Claim 13 wherein said redundancy element is selected from the group  
2 consisting of at least row redundancy element and column redundancy element.